
Build a 4-bit binary counter that counts from 0 through 15, inclusive,
with a period of 16. The reset input is active high synchronous, and
should reset the counter to 0.

module TopModule (
  input clk,
  input reset,
  output reg [3:0] q
);

